Jer Min Jou: search on Z-Library

The world's largest scientific articles store. 70,000,000+ articles for free.

Don't use scam websites

1

Serial diagnostic fault simulation for synchronous sequential circuits

Shung-Chih Chen, Jer Min Jou

Journal:

Integration, the VLSI Journal

Year:

1997

Language:

english

File:

PDF, 1.01 MB

english, 1997

2

[IEEE ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems - Sydney, NSW, Australia (6-9 May 2001)] ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196) - Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme

Jer Min Jou,, Yeu-Horng Shiau,, Chin-Chi Liu,

Year:

2001

Language:

english

File:

PDF, 414 KB

english, 2001

3

[IEEE Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) - Wanchai, Hong Kong (1999.01.21-1999.01.21)] Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) - A scalable pipelined architecture for separable 2-D discrete wavelet transform

Jer Min Jou,, Pei-Yin Chen,, Yeu-Horng Shiau,, Ming-Shiang Liang,

Year:

1999

Language:

english

File:

PDF, 367 KB

english, 1999

4

[IEEE IEEE TENCOM'02. 2002 IEEE Region 10 Conference on Computer, Communications, Control and Power Engineering - Beijing, China (28-31 Oct. 2002)] 2002 IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering. TENCOM '02. Proceedings. - A low power implementation for the motion estimation processor

Jer Min Jou,, Yeu Horng Shiau,, Bu Ren Zheng,

Year:

2002

Language:

english

File:

PDF, 370 KB

english, 2002

5

[IEEE 2002 IEEE International Symposium on Circuits and Systems - Phoenix-Scottsdale, AZ, USA (26-29 May 2002)] 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353) - A hierarchical interface design methodology and models for SoC IP integration

Jer-Min Jou,, Shiann-Rong Kuang,, Kuang-Ming Wu,

Year:

2002

Language:

english

File:

PDF, 335 KB

english, 2002

6

Adaptive arithmetic coding using fuzzy reasoning and grey prediction

Pei-Yin Chen, Jer Min Jou

Journal:

Fuzzy Sets and Systems

Year:

2000

Language:

english

File:

PDF, 216 KB

english, 2000

7

A new 3-layer rectilinear area router with obstacle avoidance

Jer Min Jou, Jau Yien Lee

Journal:

Integration, the VLSI Journal

Year:

1989

Language:

english

File:

PDF, 1.08 MB

english, 1989

8

A fast and efficient lossless data-compression method

Jer Min Jou, Pei-Yin Chen

Journal:

IEEE Transactions on Communications

Year:

1999

Language:

english

File:

PDF, 120 KB

english, 1999

9

An efficient blocking-matching algorithm based on fuzzy reasoning

Pei-Yin Chen, Jer Min Jou

Journal:

IEEE Transactions on Systems Man and Cybernetics Part B (Cybernetics)

Year:

2001

Language:

english

File:

PDF, 297 KB

english, 2001

10

Model-Driven Design and Generation of New Multi-Facet Arbiters: From the Design Model to the Hardware Synthesis

Jer Min Jou, Yun-Lung Lee, Sih-Sian Wu

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 589 KB

english, 2011

11

A Single Nucleotide Polymorphism Fine Mapping Study of Chromosome 1q42.1 Reveals the Vulnerability Genes for Schizophrenia, GNPAT and DISC1: Association with Impairment of Sustained Attention

Yu-Li Liu, Cathy Shen-Jang Fann, Chih-Min Liu, Wei J. Chen, Jer-Yuarn Wu, Shuen-Iu Hung, Chun-Houh Chen, Yuh-Shan Jou, Shih-Kai Liu, Tzung-Jeng Hwang, Ming H. Hsieh, Wen-Chen Ouyang, Hung-Yu Chan, Jia

Journal:

Biological Psychiatry

Year:

2006

Language:

english

File:

PDF, 280 KB

english, 2006

12

RASD2, MYH9, and CACNG2 Genes at Chromosome 22q12 Associated with the Subgroup of Schizophrenia with Non-Deficit in Sustained Attention and Executive Function

Yu-Li Liu, Cathy Shen-Jang Fann, Chih-Min Liu, Wei J. Chen, Jer-Yuarn Wu, Shuen-Iu Hung, Chun-Houh Chen, Yuh-Shan Jou, Shi-Kai Liu, Tzung-Jeng Hwang, Ming H. Hsieh, Chien Ching Chang, Wei-Chih Yang, J

Journal:

Biological Psychiatry

Year:

2008

Language:

english

File:

PDF, 148 KB

english, 2008

13

Diagnostic fault simulation for synchronous sequential circuits

Shung-Chih Chen, Jer Min Jou

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

1997

Language:

english

File:

PDF, 234 KB

english, 1997

14

[IEEE Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) - Wanchai, Hong Kong (1999.01.21-1999.01.21)] Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) - A new pipelined architecture for fuzzy color correction

Jer Min Jou,, Shiann-Rang Kuang,, Yeu-Horng Shiau,

Year:

1999

Language:

english

File:

PDF, 380 KB

english, 1999

15

[IEEE ISCAS'95 - International Symposium on Circuits and Systems - Seattle, WA, USA (28 April-3 May 1995)] Proceedings of ISCAS'95 - International Symposium on Circuits and Systems - Distributed diagnostic fault simulation for synchronous sequential circuits by dynamic fault partitioning

Jer Min Jou,, Shung-Chih Chen,

Year:

1995

Language:

english

File:

PDF, 477 KB

english, 1995

16

[IEEE ISCAS '98 1998 IEEE International Symposium on Circuits and Systems - Monterey, CA, USA (31 May-3 June 1998)] ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187) - Fast delay-dependent power estimation of large combinational circuits

Jer Min Jou,, Shung-Chih Chen,, Chih-Liang Wang,

Year:

1998

Language:

english

File:

PDF, 424 KB

english, 1998

17

[IEEE APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems - Taipei, Taiwan (5-8 Dec. 1994)] Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems - A new fault simulator for large synchronous sequential circuits

Jer Min Jou,, Shung-Chih Chen,

Year:

1994

Language:

english

File:

PDF, 765 KB

english, 1994

18

A low-cost Gray prediction search chip for motion estimation

Jer Min Jou,, Yeu-Horng Shiau,, Pei-Yin Chen,, Shiann-Rong Kuang,

Journal:

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications

Year:

2002

Language:

english

File:

PDF, 467 KB

english, 2002

19

[IEEE 2009 IEEE/ACS International Conference on Computer Systems and Applications - Rabat, Morocco (2009.05.10-2009.05.13)] 2009 IEEE/ACS International Conference on Computer Systems and Applications - A high-speed and decentralized arbiter design for NoC

Lee, Yun-Lung, Jou, Jer Min, Chen, Yen-Yu

Year:

2009

Language:

english

File:

PDF, 434 KB

english, 2009

20

[IEEE International Symposium on VLSI Technology Systems and Applications - Taipei, Taiwan (8-10 June 1999)] 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453) - An efficient method for the decomposition and resynthesis of speed-independent circuits

Ren-Der Chen,, Jer-Min Jou,

Year:

1999

Language:

english

File:

PDF, 370 KB

english, 1999

21

STG-level decomposition and resynthesis of speed-independent circuits

Ren-Der Chen,, Jer-Min Jou,

Journal:

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications

Year:

2002

Language:

english

File:

PDF, 797 KB

english, 2002

22

[IEEE 1993 International Symposium on VLSI Technology, Systems, and Applications Technical Papers - Taipei, Taiwan (12-14 May 1993)] 1993 International Symposium on VLSI Technology, Systems, and Applications Proceedings of Technical Papers - PARCRIPT: a very fast combinational fault simulator

Jer Min Jou,, Shung-Chih Chen,

Year:

1993

Language:

english

File:

PDF, 388 KB

english, 1993

23

[IEEE 2010 IEEE 8th Symposium on Application Specific Processors (SASP) - Anaheim, CA, USA (2010.06.13-2010.06.14)] 2010 IEEE 8th Symposium on Application Specific Processors (SASP) - Efficient design and generation of a multi-facet arbiter

Jer Min Jou,, Yun-Lung Lee,, Sih-Sian Wu,

Year:

2010

Language:

english

File:

PDF, 483 KB

english, 2010

24

The design of an adaptive on-line binary arithmetic-coding chip

Shiann-Rong Kuang,, Jer-Min Jou,, Yuh-Lin Chen,

Journal:

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications

Year:

1998

Language:

english

File:

PDF, 420 KB

english, 1998

25

[IEEE 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation - Taipei, Taiwan (20-22 Oct. 1999)] 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) - A gray-based block-matching algorithm and its VLSI architecture

Yeu-Horng Shiau,, Pei-Yin Chen,, Jer Min Jou,

Year:

1999

Language:

english

File:

PDF, 491 KB

english, 1999

26

[IEEE IEEE/ACM International Conference on Computer-Aided Design - San Jose, CA (November 6-10, 1994)] IEEE/ACM International Conference on Computer-Aided Design - A Fast And Memory-efficient Diagnostic Fault Simulation For Sequential Circuits

Jer Min Jou,, Shung-Chih Chen,

Year:

1984

Language:

english

File:

PDF, 457 KB

english, 1984

27

A new efficient fuzzy algorithm for color correction

Jer Min Jou,, Shiann Rong Kuang,, Ren Der Chen,

Journal:

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications

Year:

1999

Language:

english

File:

PDF, 108 KB

english, 1999

28

[IEEE 2002 IEEE Asia-Pacific Conference on ASIC. - Taipei, Taiwan (6-8 Aug. 2002)] Proceedings. IEEE Asia-Pacific Conference on ASIC, - A novel motion estimation algorithm and its VLSI architecture

Jer Min Jou,, Yeu Horng Shiau,, Bu Ren Zheng,

Year:

2002

Language:

english

File:

PDF, 240 KB

english, 2002

29

An adaptive fuzzy logic controller: its VLSI architecture and applications

Jer Min Jou,, Pei-Yin Chen,, Sheng-Fu Yang,

Journal:

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Year:

2000

Language:

english

File:

PDF, 189 KB

english, 2000

30

[IEEE 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) - Hsinchu, Taiwan (2008.04.23-2008.04.25)] 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) - Design of a distributed JPEG encoder on a scalable NoC platform

Lee, Yun-Lung, Yang, Jun-Wei, Jou, Jer Min

Year:

2008

Language:

english

File:

PDF, 223 KB

english, 2008

31

[IEEE 1993 International Symposium on VLSI Technology, Systems, and Applications Technical Papers - Taipei, Taiwan (12-14 May 1993)] 1993 International Symposium on VLSI Technology, Systems, and Applications Proceedings of Technical Papers - Clique partitioning based integrated architecture synthesis for VLSI chips

Jer-Min Jou,, Shiann-Rong Kuang,, Ren-Der Chen,

Year:

1993

Language:

english

File:

PDF, 539 KB

english, 1993

32

Dynamic pipeline design of an adaptive binary arithmetic coder

Shiann Rong Kuang, Jer Min Jou, Ren Der Chen, Yeu Horng Shiau

Year:

2001

Language:

english

File:

PDF, 439 KB

english, 2001

33

[IEEE Comput. Soc. Press IEEE 3rd Asian Test Symposium (ATS) - Nara, Japan (15-17 Nov. 1994)] Proceedings of IEEE 3rd Asian Test Symposium (ATS) - Efficient diagnostic fault simulation for sequential circuits

Jer Min Jou,, Shung-Chih Chen,

Year:

1994

Language:

english

File:

PDF, 603 KB

english, 1994

34

[IEEE 1991., IEEE International Sympoisum on Circuits and Systems - Singapore (11-14 June 1991)] 1991., IEEE International Sympoisum on Circuits and Systems - PASS: a package for automatic scheduling and sharing pipelined data paths

Jer Min Jou,, Chengli Cin Chin,, Yi Ru Li,

Year:

1991

Language:

english

File:

PDF, 497 KB

english, 1991

35

An efficient VLSI switch-box router

Jer Min Jou,, Jau Yien Lee,, Yachyang Sun,, Jhing Fa Wang,

Journal:

IEEE Design & Test of Computers

Year:

1990

Language:

english

File:

PDF, 935 KB

english, 1990

36

[IEEE 2006 IEEE Asian Solid-State Circuits Conference - Hangzhou, China (2006.11.13-2006.11.15)] 2006 IEEE Asian Solid-State Circuits Conference - Design of a Dual-Mode NoC Router Integrated with Network Interface for AMBA-based IPs

Hsu, Shih-Hsun, Lin, Yu-Xuan, Jou, Jer-Min

Year:

2006

Language:

english

File:

PDF, 5.12 MB

english, 2006

37

The gray prediction search algorithm for block motion estimation

Jer Min Jou,, Pei-Yin Chen,, Jian-Ming Sun,

Journal:

IEEE Transactions on Circuits and Systems for Video Technology

Year:

1999

Language:

english

File:

PDF, 262 KB

english, 1999

38

[IEEE IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07) - Porto Alegre, Brazil (2007.03.9-2007.03.11)] IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07) - A Novel Reconfigurable Computation Unit for DSP Applications

Jou, Jer Min, Lee, Yun-Lung, Lin, Chen-Yen, Sun, Chien-Ming

Year:

2007

Language:

english

File:

PDF, 543 KB

english, 2007

39

[IEEE 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96 - Atlanta, GA, USA (12-15 May 1996)] 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96 - An on line adaptive data compression chip using arithmetic codes

Jer-Min Jou,, Shiann-Rong Kuang,, Yuh-Lin Chen,, Chung-Yuan Chiang,

Year:

1996

Language:

english

File:

PDF, 471 KB

english, 1996

40

Design of low-error fixed-width multiplier for DSP applications

Jou, Jer Min, Kuang, Shiann Rong

Journal:

Electronics Letters

Year:

1997

Language:

english

File:

PDF, 314 KB

english, 1997

41

[IEEE 1995 IEEE International Conference on Fuzzy Systems. The International Joint Conference of the Fourth IEEE International Conference on Fuzzy Systems and The Second International Fuzzy Engineering Symposium - Yokohama, Japan (20-24 March 1995)] Proceedings of 1995 IEEE International Conference on Fuzzy Systems. The International Joint Conference of the Fourth IEEE International Conference on Fuzzy Systems and The Second International Fuzzy Engineering Symposium - Design and implementation of a self-adaptive fuzzy inference engine

Jer Min Jou,, Pei-Yin Chen,, Sheng-Fu Yang,

Year:

1995

Language:

english

File:

PDF, 509 KB

english, 1995

42

[IEEE ICECS'99. 6th IEEE International Conference on Electronics, Circuits and Systems - Pafos, Cyprus (5-8 Sept. 1999)] ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357) - A grey prediction motion estimator for digital image processing

Jer Min Jou,, Pei-Yin Chen,, Yeu-Horng Shiau,, Jian-Ming Sun,

Year:

1999

Language:

english

File:

PDF, 384 KB

english, 1999

43

[IEEE ICECS'99. 6th IEEE International Conference on Electronics, Circuits and Systems - Pafos, Cyprus (5-8 Sept. 1999)] ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357) - An efficient method for the decomposition and resynthesis of speed-independent circuits

Ren-Der Chen,, Jer Min Jou,, Yeu-Horng Shiau,

Year:

1999

File:

PDF, 317 KB

1999

44

[IEEE IEEE International Symposium on Circuits and Systems - ISCAS '94 - London, UK (30 May-2 June 1994)] Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94 - Multiport memory based data path allocation focusing on interconnection optimization

Jer-Min Jou,, Ren-Der Chen,, Shiann-Rong Kuang,

Year:

1994

File:

PDF, 486 KB

1994

45

[IEEE ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems - Malta (2-5 Sept. 2001)] ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483) - An efficient VLSI architecture for HMM-based speech recognition

Jer Min Jou,, Yeu-Horng Shiau,, Chen-Jen Huang,

Year:

2001

Language:

english

File:

PDF, 423 KB

english, 2001

46

[IEEE ICECS'99. 6th IEEE International Conference on Electronics, Circuits and Systems - Pafos, Cyprus (5-8 Sept. 1999)] ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357) - An efficient method for the decomposition and resynthesis of speed-independent circuits

Ren-Der Chen,, Jer Min Jou,, Yeu-Horng Shiau,

Year:

1999

Language:

english

File:

PDF, 317 KB

english, 1999

47

[IEEE IEEE International Symposium on Circuits and Systems - ISCAS '94 - London, UK (30 May-2 June 1994)] Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94 - Multiport memory based data path allocation focusing on interconnection optimization

Jer-Min Jou,, Ren-Der Chen,, Shiann-Rong Kuang,

Year:

1994

Language:

english

File:

PDF, 486 KB

english, 1994

48

[IEEE IEEE International Symposium on Circuits and Systems - ISCAS '94 - London, UK (30 May-2 June 1994)] Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94 - A super fast and memory efficient diagnostic simulation algorithm for combinational circuits

Jer Min Jou,, Shung-Chih Chen,, Ren-Der Chen,

Year:

1994

Language:

english

File:

PDF, 365 KB

english, 1994

49

[IEEE ISCAS '98 1998 IEEE International Symposium on Circuits and Systems - Monterey, CA, USA (31 May-3 June 1998)] ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187) - An adaptive arithmetic coding method using fuzzy logic and Gray theory

Jer Min Jou,, Pei-Yin Chen,

Year:

1998

Language:

english

File:

PDF, 376 KB

english, 1998